A 1.8V 14b 10MS/s Pipelined ADC in 0.18μm CMOS with 99dB SFDR
نویسندگان
چکیده
Pipelined ADCs are widely used in Nyquist sampling applications that require a combination of high resolution and high throughput. While scaling of CMOS technology offers the potential for improvement of sampling rate, the accompanying reduction in supply voltage creates both fundamental and practical limitations on achievable resolution and speed, particularly when low power consumption is required. Much of the recent work in pipelined ADCs has been aimed at alleviating or overcoming these challenges.
منابع مشابه
A 1.8V 12-bit 230-MS/s pipeline ADC in 0.18μm CMOS technology
This paper describes the implementation of a 12-bit 230 MS/s pipelined ADC using a conventional 1.8V, 0.18μm digital CMOS process. Two-stage folded cascode OTA topology is used for improved settling performance. Extreme low-skew (less than 3ps peak-to-peak) chip-level clock distribution is ensured by five-level balanced clock tree, implemented in low swing current-mode logic. The ADC block achi...
متن کاملDesign of a Low Power, High Speed Analog to Digital Pipelined Converter for CMOS Image Sensors Using 0.18μm CMOS Technology
In this work one presented the design a 3bits, 10MSPS of a low power, high speed analog to digital pipelined Converter for CMOS image sensors. The OTA plays an important role in the ADC, because of its conversion rate and power consumption are limited by the performance of the OTA. The designed ADC in this paper employs parallel pipeline architecture based on Double Buffered S&H Circuit with CM...
متن کاملA 1V 11fJ/Conversion-Step 10bit 10MS/s Asynchronous SAR ADC in 0.18μm CMOS
This paper presents a 10-bit SAR ADC using a variable window function to reduce the unnecessary switching in DAC network. At 10-MS/s and 1-V supply, the ADC consumes only 98 μW and achieves an SNDR of 60.97 dB, resulting in an FOM of 11 fJ/Conversion-step. The prototype is fabricated in a 0.18μm CMOS technology.
متن کامل1.5 bit-per-stage 8-bit Pipelined CMOS A/D Converter for Neuromophic Vision Processor
Neuromorphic vision processor is an electronic implementation of vision algorithm processor on semiconductor. To image the world, a low-power CMOS image sensor array is required in the vision processor. The image sensor array is typically formed through photo diodes and analog to digital converter (ADC). To achieve low power acquisition, a low-power mid-resolution ADC is necessary. In this pape...
متن کاملA 1gsample/s 6-bit Flash A/d Converter with a Combined Chopping and Averaging Technique for Reduced Distortion in 0.18µm Cmos
A 1Gsample/s 6-bit flash A/D converter with a combined chopping and averaging technique for reduced distortion in 0.18μm CMOS (May 2005) Nikolaos Stefanou Chair of Advisory Committee: Sameer Sonkusale Hard disk drive applications require a high Spurious Free Dynamic Range (SFDR), 6-bit Analog-to-Digital Converter (ADC) at conversion rates of 1GHz and beyond. This work proposes a robust, fault-t...
متن کامل